An FPGA Implementation for a Flexible-Length-Arithmetic Processor Employing the FDFM Processor Core Approach - researchr publication

researchr

You are not signed in
Sign in
Sign up

Tatsuya Kawamoto, Xin Zhou, Jacir Luiz Bordim, Yasuaki Ito, Koji Nakano. An FPGA Implementation for a Flexible-Length-Arithmetic Processor Employing the FDFM Processor Core Approach. IEICE Transactions, 99-D(12):2901-2910, 2016. [doi]

Abstract is missing.

runs on WebDSL