SIMT-based Logic Layers for Stacked DRAM Architectures: A Prototype - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Chad D. Kersey, Sudhakar Yalamanchili, Hyesoon Kim. SIMT-based Logic Layers for Stacked DRAM Architectures: A Prototype. In Bruce Jacob, editor, Proceedings of the 2015 International Symposium on Memory Systems, MEMSYS 2015, Washington DC, DC, USA, October 5-8, 2015. pages 29-30, ACM, 2015. [doi]

This author has not been identified. Look up 'Chad D. Kersey' in GoogleThis author has not been identified. Look up 'Sudhakar Yalamanchili' in GoogleThis author has not been identified. It may be one of the following persons:

Hyesoon Kim

Look up 'Hyesoon Kim' in Google

runs on WebDSL