A Low Speed Digital Correlator Architecture Optimized For Resource Savings

Jehangir Khan, Yassin Elhillali, Smaïl Niar, Atika Rivenq. A Low Speed Digital Correlator Architecture Optimized For Resource Savings. In Gilles Sassatelli, Leandro Soares Indrusiak, Manfred Glesner, Lionel Torres, editors, Proceedings of the 2nd International Workshop on Reconfigurable Communication-centric Systems-on-Chip, ReCoSoC 2006, Montpellier, France, July 2006. pages 207-213, Univ. Montpellier II, 2006.

Abstract

Abstract is missing.