A 222mW H.264 Full-HD decoding application processor with x512b stacked DRAM in 40nm

Yu Kikuchi, Makoto Takahashi, Tomohisa Maeda, Hiroyuki Hara, Hideho Arakida, Hideaki Yamamoto, Yousuke Hagiwara, Tetsuya Fujita, Manabu Watanabe, Takayoshi Shimazawa, Yasuo Ohara, Takashi Miyamori, Mototsugu Hamada, Yukihito Oowaki. A 222mW H.264 Full-HD decoding application processor with x512b stacked DRAM in 40nm. In IEEE International Solid-State Circuits Conference, ISSCC 2010, Digest of Technical Papers, San Francisco, CA, USA, 7-11 February, 2010. pages 326-327, IEEE, 2010. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.