Ji-Hoon Kim. Design of TETRA 2 turbo decoder with minimum memory hardware interleaver. In 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012, Seoul, Korea (South), May 20-23, 2012. pages 1779-1782, IEEE, 2012. [doi]
Abstract is missing.