Design and performance of Multinet switch a multistage ATM switch architecture with partially shared buffers

Hyong S. Kim. Design and performance of Multinet switch a multistage ATM switch architecture with partially shared buffers. IEEE/ACM Trans. Netw., 2(6):571-580, 1994. [doi]

Abstract

Abstract is missing.