Dual-loop Digital PLL Design for Adaptive Clock Recovery

Tae Hun Kim, Beomsup Kim. Dual-loop Digital PLL Design for Adaptive Clock Recovery. In ASP-DAC. pages 347-352, 1998.

Abstract

Abstract is missing.