PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design

Beomsup Kim, Todd C. Weigandt, Paul R. Gray. PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design. In ISCAS. pages 31-34, 1994.

Bibliographies