Short-circuit power driven gate sizing technique for reducing power dissipation

Uming Ko, Poras T. Balsara. Short-circuit power driven gate sizing technique for reducing power dissipation. IEEE Trans. VLSI Syst., 3(3):450-455, 1995. [doi]

Abstract

Abstract is missing.