Processor with 4.9-μs break-even time in power gating using crystalline In-Ga-Zn-oxide transistor - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Hidetomo Kobayashi, Kiyoshi Kato, Takuro Ohmaru, Seiichi Yoneda, Tatsuji Nishijima, Shuhei Maeda, Kazuaki Ohshima, Hikaru Tamura, Hiroyuki Tomatsu, Tomoaki Atsumi, Yutaka Shionoiri, Yukio Maehashi, Jun Koyama, Shunpei Yamazaki. Processor with 4.9-μs break-even time in power gating using crystalline In-Ga-Zn-oxide transistor. In 2013 IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVI, Yokohama, Japan, April 17-19, 2013. pages 1-3, IEEE, 2013. [doi]

This author has not been identified. Look up 'Hidetomo Kobayashi' in GoogleThis author has not been identified. Look up 'Kiyoshi Kato' in GoogleThis author has not been identified. Look up 'Takuro Ohmaru' in GoogleThis author has not been identified. Look up 'Seiichi Yoneda' in GoogleThis author has not been identified. Look up 'Tatsuji Nishijima' in GoogleThis author has not been identified. Look up 'Shuhei Maeda' in GoogleThis author has not been identified. Look up 'Kazuaki Ohshima' in GoogleThis author has not been identified. Look up 'Hikaru Tamura' in GoogleThis author has not been identified. Look up 'Hiroyuki Tomatsu' in GoogleThis author has not been identified. Look up 'Tomoaki Atsumi' in GoogleThis author has not been identified. Look up 'Yutaka Shionoiri' in GoogleThis author has not been identified. Look up 'Yukio Maehashi' in GoogleThis author has not been identified. Look up 'Jun Koyama' in GoogleThis author has not been identified. Look up 'Shunpei Yamazaki' in Google

runs on WebDSL