Pin assignment with global routing for VLSI building block layout

Tetsushi Koide, Shin ichi Wakabayashi, Noriyoshi Yoshida. Pin assignment with global routing for VLSI building block layout. IEEE Trans. on CAD of Integrated Circuits and Systems, 15(12):1575-1583, 1996. [doi]

Abstract

Abstract is missing.