Integrated parallel interleaved concatenation for lowering error floors of LDPC codes

Naoaki Kokubun, Hironori Uchikawa. Integrated parallel interleaved concatenation for lowering error floors of LDPC codes. In IEEE International Symposium on Information Theory, ISIT 2016, Barcelona, Spain, July 10-15, 2016. pages 3013-3017, IEEE, 2016. [doi]

Authors

Naoaki Kokubun

This author has not been identified. Look up 'Naoaki Kokubun' in Google

Hironori Uchikawa

This author has not been identified. Look up 'Hironori Uchikawa' in Google