Abhijit Kulkarni, Vinod John. A novel design method for SOGI-PLL for minimum settling time and low unit vector distortion. In IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society, Vienna, Austria, November 10-13, 2013. pages 274-279, IEEE, 2013. [doi]
Abstract is missing.