Leakage Power Estimation for Deep Submicron Circuits in an ASIC Design Environment

Rahul Kumar, C. P. Ravikumar. Leakage Power Estimation for Deep Submicron Circuits in an ASIC Design Environment. In Proceedings of the ASPDAC 2002 / VLSI Design 2002, CD-ROM, 7-11 January 2002, Bangalore, India. pages 45-50, IEEE Computer Society, 2002. [doi]

Abstract

Abstract is missing.