Efficient Technique to Reduce Gate Evaluations and Speed Up Fault Simulation

P. R. Suresh Kumar, Mandyam-Komar Srinivas, James Jacob. Efficient Technique to Reduce Gate Evaluations and Speed Up Fault Simulation. In VLSI Design. pages 104, 1993.

Abstract

Abstract is missing.