A novel framework for logic verification in a synthesis environment

Wolfgang Kunz, Dhiraj K. Pradhan, Sudhakar M. Reddy. A novel framework for logic verification in a synthesis environment. IEEE Trans. on CAD of Integrated Circuits and Systems, 15(1):20-32, 1996. [doi]

Abstract

Abstract is missing.