Practical VHDL optimization for timing critical FPGA applications

Kimmo Kuusilinna, Timo Hämäläinen, Jukka Saarinen. Practical VHDL optimization for timing critical FPGA applications. Microprocessors and Microsystems, 23(8-9):459-469, 1999. [doi]

Abstract

Abstract is missing.