Designing a clock cycle accurate application with high-level synthesis

Sakari Lahti, Jarno Vanne, Timo D. Hämäläinen. Designing a clock cycle accurate application with high-level synthesis. In IECON 2016 - 42nd Annual Conference of the IEEE Industrial Electronics Society, Florence, Italy, October 23-26, 2016. pages 4756-4761, IEEE, 2016. [doi]

Abstract

Abstract is missing.