Novel Arithmetic Architecture for High Performance Implementation of SHA-3 Finalist Keccak on FPGA Platforms

Kashif Latif, M. Muzaffar Rao, Athar Mahboob, Arshad Aziz. Novel Arithmetic Architecture for High Performance Implementation of SHA-3 Finalist Keccak on FPGA Platforms. In Oliver C. S. Choy, Ray C. C. Cheung, Peter M. Athanas, Kentaro Sano, editors, Reconfigurable Computing: Architectures, Tools and Applications - 8th International Symposium, ARC 2012, Hong Kong, China, March 19-23, 2012. Proceedings. Volume 7199 of Lecture Notes in Computer Science, pages 372-378, Springer, 2012. [doi]

Authors

Kashif Latif

This author has not been identified. Look up 'Kashif Latif' in Google

M. Muzaffar Rao

This author has not been identified. Look up 'M. Muzaffar Rao' in Google

Athar Mahboob

This author has not been identified. Look up 'Athar Mahboob' in Google

Arshad Aziz

This author has not been identified. Look up 'Arshad Aziz' in Google