Low-power hybrid STT/CMOS system-on-chip embedding non-volatile magnetic memory blocks

Christophe Layer, Kotb Jabeur, Stephane Gros, Laurent Becker, Pierre Paoli, Fabrice Bernard-Granger, Virgile Javerliac, Bernard Dieny. Low-power hybrid STT/CMOS system-on-chip embedding non-volatile magnetic memory blocks. In IEEE 13th International New Circuits and Systems Conference, NEWCAS 2015, Grenoble, France, June 7-10, 2015. pages 1-4, IEEE, 2015. [doi]

Bibliographies