P4GPU: Acceleration of programmable data plane using a CPU-GPU heterogeneous architecture

Peilong Li, Yan Luo. P4GPU: Acceleration of programmable data plane using a CPU-GPU heterogeneous architecture. In 17th IEEE International Conference on High Performance Switching and Routing, HPSR 2016, Yokohama, Japan, June 14-17, 2016. pages 168-175, IEEE, 2016. [doi]

Abstract

Abstract is missing.