VLSI implementation of high-speed low power decimation filter for LTE sigma-delta A/D converter application

Jing Li, Ran Li, Ting Yi, Zhiliang Hong, Bill Yang Liu. VLSI implementation of high-speed low power decimation filter for LTE sigma-delta A/D converter application. In 2011 IEEE 9th International Conference on ASIC, ASICON 2011, Xiamen, China, October 25-28, 2011. pages 453-456, IEEE, 2011. [doi]

Abstract

Abstract is missing.