An Efficient and Reliable Negative Margin Timing Error Detection for Neural Network Accelerator without Accuracy Loss in 28nm CMOS - researchr publication

researchr

You are not signed in
Sign in
Sign up

Ziyu Li, Weiwei Shan, Chengjun Wu, Haitao Ge, Jun Yang 0006. An Efficient and Reliable Negative Margin Timing Error Detection for Neural Network Accelerator without Accuracy Loss in 28nm CMOS. In IEEE Asian Solid-State Circuits Conference, A-SSCC 2021, Busan, Korea, Republic of, November 7-10, 2021. pages 1-3, IEEE, 2021. [doi]

Abstract is missing.

runs on WebDSL