Full-Chip Interconnect Power Estimation and Simulation Considering Concurrent Repeater and Flip-Flop Insertion

Weiping Liao, Lei He. Full-Chip Interconnect Power Estimation and Simulation Considering Concurrent Repeater and Flip-Flop Insertion. In 2003 International Conference on Computer-Aided Design (ICCAD 03), November 9-13, 2003, San Jose, CA, USA. pages 574-580, IEEE Computer Society / ACM, 2003. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.