® Chiplet Design for High Performance Computing

Mu-Shan Lin, Tze-Chiang Huang, Chien-Chun Tsai, King Ho Tam, Cheng-Hsiang Hsieh, Tom Chen, Wen-Hung Huang, Jack Hu, Yu-Chi Chen, Sandeep Kumar Goel, Chin-Ming Fu, Stefan Rusu, Chao-Chieh Li, Sheng-Yao Yang, Mei Wong, Shu-Chun Yang, Frank Lee. ® Chiplet Design for High Performance Computing. In 2019 Symposium on VLSI Circuits, Kyoto, Japan, June 9-14, 2019. pages 28, IEEE, 2019. [doi]

No reviews for this publication, yet.