VSTA: A Prolog-Based Formal Verifier for Systolic Array Designs

Nam Ling, Timothy K. Shih. VSTA: A Prolog-Based Formal Verifier for Systolic Array Designs. In ICPP. pages 73-81, 1993.

Abstract

Abstract is missing.