Buffering Interconnect for Multicore Processor Designs

Yifang Liu, Jiang Hu, Weiping Shi. Buffering Interconnect for Multicore Processor Designs. IEEE Trans. on CAD of Integrated Circuits and Systems, 27(12):2183-2196, 2008. [doi]

Abstract

Abstract is missing.