A 400-MS/s 10-b 2-b/Step SAR ADC With 52-dB SNDR and 5.61-mW Power Dissipation in 65-nm CMOS

Qing Liu, Wei Shu, Joseph S. Chang. A 400-MS/s 10-b 2-b/Step SAR ADC With 52-dB SNDR and 5.61-mW Power Dissipation in 65-nm CMOS. IEEE Trans. VLSI Syst., 25(12):3444-3454, 2017. [doi]

Abstract

Abstract is missing.