Improved Analytical I-V model for polygonal-shape enclosed layout transistors

P. Lopez, D. Cabello, H. Hauer. Improved Analytical I-V model for polygonal-shape enclosed layout transistors. In 18th European Conference on Circuit Theory and Design, ECCTD 2007, Seville, Spain, August 26-30, 2007. pages 755-758, IEEE, 2007. [doi]

Abstract

Abstract is missing.