Grater: An approximation workflow for exploiting data-level parallelism in FPGA acceleration

Atieh Lotfi, Abbas Rahimi, Amir Yazdanbakhsh, Hadi Esmaeilzadeh, Rajesh K. Gupta. Grater: An approximation workflow for exploiting data-level parallelism in FPGA acceleration. In Luca Fanucci, Jürgen Teich, editors, 2016 Design, Automation & Test in Europe Conference & Exhibition, DATE 2016, Dresden, Germany, March 14-18, 2016. pages 1279-1284, IEEE, 2016. [doi]

Abstract

Abstract is missing.