A system-verilog behavioral model for PLLs for pre-silicon validation and top-down design methodology

Amr Lotfy, Syed Feruz Syed Farooq, Qi S. Wang, Soner Yaldiz, Praveen Mosalikanti, Nasser A. Kurd. A system-verilog behavioral model for PLLs for pre-silicon validation and top-down design methodology. In 2015 IEEE Custom Integrated Circuits Conference, CICC 2015, San Jose, CA, USA, September 28-30, 2015. pages 1-4, IEEE, 2015. [doi]

Abstract

Abstract is missing.