Floorplan-aware analog IC sizing and optimization based on topological constraints

Nuno C. Lourenço, António Canelas, Ricardo Povoa, Ricardo Martins, Nuno Horta. Floorplan-aware analog IC sizing and optimization based on topological constraints. Integration, 48:183-197, 2015. [doi]

Abstract

Abstract is missing.