AIDA: Layout-aware analog circuit-level sizing with in-loop layout generation

Nuno Lourenço 0003, Ricardo Martins, António Canelas, Ricardo Povoa, Nuno Horta. AIDA: Layout-aware analog circuit-level sizing with in-loop layout generation. Integration, 55:316-329, 2016. [doi]

Abstract

Abstract is missing.