Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints

Daniele Ludovici, Francisco Gilabert Villamón, Simone Medardoni, Crispín Gómez Requena, María Engracia Gómez, Pedro López, Georgi Nedeltchev Gaydadjiev, Davide Bertozzi. Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints. In Design, Automation and Test in Europe, DATE 2009, Nice, France, April 20-24, 2009. pages 562-565, IEEE, 2009. [doi]

No reviews for this publication, yet.