Minimizing Reversible Circuits in the 2n Scheme Using Two and Three Bits Patterns

Martin Lukac, Maher Hawash, Michitaka Kameyama, Marek A. Perkowski, Pawel Kerntopf. Minimizing Reversible Circuits in the 2n Scheme Using Two and Three Bits Patterns. In 17th Euromicro Conference on Digital System Design, DSD 2014, Verona, Italy, August 27-29, 2014. pages 708-711, IEEE, 2014. [doi]

Authors

Martin Lukac

This author has not been identified. Look up 'Martin Lukac' in Google

Maher Hawash

This author has not been identified. Look up 'Maher Hawash' in Google

Michitaka Kameyama

This author has not been identified. Look up 'Michitaka Kameyama' in Google

Marek A. Perkowski

This author has not been identified. Look up 'Marek A. Perkowski' in Google

Pawel Kerntopf

This author has not been identified. Look up 'Pawel Kerntopf' in Google