Layout-Aware Critical Path Delay Test Under Maximum Power Supply Noise Effects

Junxia Ma, Mohammad Tehranipoor. Layout-Aware Critical Path Delay Test Under Maximum Power Supply Noise Effects. IEEE Trans. on CAD of Integrated Circuits and Systems, 30(12):1923-1934, 2011. [doi]

Abstract

Abstract is missing.