Delay testing of partially depleted silicon-on-insulator (PD-SOI) circuits

Eric MacDonald, Nur A. Touba. Delay testing of partially depleted silicon-on-insulator (PD-SOI) circuits. IEEE Trans. VLSI Syst., 14(6):587-595, 2006. [doi]

Abstract

Abstract is missing.