An improved phase clock generator for interleaved and double-sampled switched-capacitor circuits

Gabriele Manganaro. An improved phase clock generator for interleaved and double-sampled switched-capacitor circuits. In Proceedings of the 2001 8th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2001, Malta, September 2-5, 2001. pages 1553-1556, IEEE, 2001. [doi]

Abstract

Abstract is missing.