A structured and scalable test access architecture for TSV-based 3D stacked ICs

Erik Jan Marinissen, Jouke Verbree, Mario H. Konijnenburg. A structured and scalable test access architecture for TSV-based 3D stacked ICs. In 28th IEEE VLSI Test Symposium, VTS 2010, April 19-22, 2010, Santa Cruz, California, USA. pages 269-274, IEEE Computer Society, 2010. [doi]

Authors

Erik Jan Marinissen

This author has not been identified. Look up 'Erik Jan Marinissen' in Google

Jouke Verbree

This author has not been identified. Look up 'Jouke Verbree' in Google

Mario H. Konijnenburg

This author has not been identified. Look up 'Mario H. Konijnenburg' in Google