Improved logic synthesis for memristive stateful logic using multi-memristor implication

Felipe S. Marranghello, Vinicius Callegaro, Mayler G. A. Martins, AndrĂ© InĂ¡cio Reis, Renato P. Ribas. Improved logic synthesis for memristive stateful logic using multi-memristor implication. In 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015, Lisbon, Portugal, May 24-27, 2015. pages 181-184, IEEE, 2015. [doi]

Abstract

Abstract is missing.