Floorplanning-aware design space exploration for application-specific hierarchical networks on-chip

Debora Matos, Gianluca Palermo, Vittorio Zaccaria, Cezar Reinbrecht, Altamiro Amadeu Susin, Cristina Silvano, Luigi Carro. Floorplanning-aware design space exploration for application-specific hierarchical networks on-chip. In Maurizio Palesi, Shashi Kumar, editors, 4th International Workshop on Network on Chip Architectures, NoCArc '11, Porto Alegre, Brazil, December 4-5, 2011. pages 31-36, ACM, 2011. [doi]

Authors

Debora Matos

This author has not been identified. Look up 'Debora Matos' in Google

Gianluca Palermo

This author has not been identified. Look up 'Gianluca Palermo' in Google

Vittorio Zaccaria

This author has not been identified. Look up 'Vittorio Zaccaria' in Google

Cezar Reinbrecht

This author has not been identified. Look up 'Cezar Reinbrecht' in Google

Altamiro Amadeu Susin

This author has not been identified. Look up 'Altamiro Amadeu Susin' in Google

Cristina Silvano

This author has not been identified. Look up 'Cristina Silvano' in Google

Luigi Carro

This author has not been identified. Look up 'Luigi Carro' in Google