A New Array Architecture for Parallel Testing in VLSI Memories

Yoshio Matsuda, Kazutami Arimoto, Masaki Tsukude, Tsukasa Oishi, Kazuyasu Fujishima. A New Array Architecture for Parallel Testing in VLSI Memories. In Proceedings International Test Conference 1989, Washington, D.C., USA, August 1989. pages 322-326, IEEE Computer Society, 1989.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.