A logic-to-logic comparator for VLSI layout verification

Peter M. Maurer, Alexander D. Schapira. A logic-to-logic comparator for VLSI layout verification. IEEE Trans. on CAD of Integrated Circuits and Systems, 7(8):897-907, 1988. [doi]

Abstract

Abstract is missing.