A Scalable and Low-Power FPGA-Aware Network-on-Chip Architecture

Somnath Mazumdar, Alberto Scionti, Antoni Portero, Jan Martinovic, Olivier Terzo. A Scalable and Low-Power FPGA-Aware Network-on-Chip Architecture. In Leonard Barolli, Olivier Terzo, editors, Complex, Intelligent, and Software Intensive Systems - Proceedings of the 11th International Conference on Complex, Intelligent, and Software Intensive Systems (CISIS-2017), Torino, Italy, July 10-12, 2017. Volume 611 of Advances in Intelligent Systems and Computing, pages 407-420, Springer, 2017. [doi]

Abstract

Abstract is missing.