FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed Arithmetic

P. K. Meher, Shrutisagar Chandrasekaran, Abbes Amira. FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed Arithmetic. IEEE Transactions on Signal Processing, 56(7-1):3009-3017, 2008. [doi]

Abstract

Abstract is missing.