P/G pad placement optimization in USB test chips

Vazgen Sh. Melikyan, Karo H. Safaryan, F. A. Aslikyan. P/G pad placement optimization in USB test chips. In 2017 IEEE East-West Design & Test Symposium, EWDTS 2017, Novi Sad, Serbia, September 29 - October 2, 2017. pages 1-3, IEEE Computer Society, 2017. [doi]

Abstract

Abstract is missing.