Swapnil Mhaske, David Uliana, Hojin Kee, Tai Ly, Ahsan Aziz, Predrag Spasojevic. A 2.48Gb/s FPGA-based QC-LDPC decoder: An algorithmic compiler implementation. In 2015 36th IEEE Sarnoff Symposium, Newark, NJ, USA, September 20-22, 2015. pages 88-93, IEEE, 2015. [doi]
Abstract is missing.