Metric Definition for Circuit Speed Optimization

Xavier Michel, Alexandre Verle, Nadine Azémard, Philippe Maurine, Daniel Auvergne. Metric Definition for Circuit Speed Optimization. In Jorge Juan-Chico, Enrico Macii, editors, Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation, 13th International Workshop, PATMOS 2003, Torino, Italy, September 10-12, 2003, Proceedings. Volume 2799 of Lecture Notes in Computer Science, pages 451-460, Springer, 2003. [doi]

Abstract

Abstract is missing.