A 5500FPS 85GOPS/W 3D Stacked BSI Vision Chip Based on Parallel in-Focal-Plane Acquisition and Processing

Laurent Millet, Stéphane Chevobbe, Caaliph Andriamisaina, Edith Beigné, Fabrice Guellec, Thomas Dombek, L. Benaissa, E. Deschaseaux, M. Duranton, K. Benchehida, Mehdi Darouich, Maria Lepecq. A 5500FPS 85GOPS/W 3D Stacked BSI Vision Chip Based on Parallel in-Focal-Plane Acquisition and Processing. In 2018 IEEE Symposium on VLSI Circuits, Honolulu, HI, USA, June 18-22, 2018. pages 245-246, IEEE, 2018. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.