A 1.62/2.7Gbps clock and data recovery with pattern based frequency detector for displayport

Kyungyoul Min, Changsik Yoo. A 1.62/2.7Gbps clock and data recovery with pattern based frequency detector for displayport. IEEE Trans. Consumer Electronics, 56(4):2032-2036, 2010. [doi]

Abstract

Abstract is missing.